

1025 P

5 1. Field of the Invention

10 2. Description of the Related Art

Fig. 1 shows a block diagram showing the structure of a conventional example of the packet switching apparatus for carrying out the packet routing process. Referring to Fig. 1, the packet

switching apparatus is composed of a microprocessor 101, a main memory 102, a packet memory 105, lower layer processing sections 110 and a DMA controller 112. The main memory 102
5 stores a software program executed on the microprocessor 101 and routing data. The packet memory 105 stores received packets. Each of the lower layer processing sections 110 has the hardware structure which executes the processes
10 for a data link layer and a physical layer. The DMA controller 112 transfers the packet between the lower layer processing section 110 and the packet memory 105.

In a conventional router which has the
15 structure shown in Fig. 1, when a packet is received by one of the lower layer processing sections 110, the DMA controller 112 transfers the received packet from the lower layer processing section 110 to the packet memory 105
20 once. After this, the microprocessor 101 copies the packet stored in the packet memory 105 in the main memory 102 via a processor bus 103. After that, a routing process is carried out by the microprocessor 101 under the software control. A
25 packet whose header is replaced with a MAC (media access control) header is again copied into the packet memory 105. Next, the DMA controller 112

002250-5832500

transfers the packet to one of the lower layer processing sections 110 based on the destination address of the packet. The lower layer processing section 110 is connected with a physical output
5 port. The lower layer processing section 110 transmits the transferred packet to a network via the physical output port after processing of the lower layer processing section 110.

As described above, in the conventional
10 example of the packet switching apparatus, the routing process to all packets is carried out by the microprocessor 101 under the software control. Therefore, the network speed depends on the performance of the microprocessor 101 itself.

15 As for the packet communication system, it is conventionally pointed out that the security of data is weak, compared with a line switching system. Also, with the rapid spread of use of the Internet in recent years, the data security in
20 the packet communication is an urgent problem. For this reasons, the system for encrypting IP (Internet protocol) packet data or IPsec is standardized as the security measure in the network layer.

25 In the conventional packet switching apparatus, the processes including the process of encrypting and decrypting of a packet based on

00553305-03200

IPsec are all carried out by the microprocessor 101. Therefore, the increase of the communication traffic and the increase of the network speed are limited due to the performance of the
5 microprocessor.

In the packet switching apparatus shown in Fig. 1, if the packet memory 105 and the main memory 102 are formed in a same memory device as a unit, the time necessary for the data transfer
10 between the memories can be reduced. However, because all the processes for every packet still are the load of the microprocessor, there is remained the problem that there is the limit due to the performance of the microprocessor to
15 increase of processing speed.

Also, the process of encrypting and decrypting the packet based on the above-mentioned IPsec is sometimes executed in the conventional packet switching apparatus to
20 improve security of the packet communication. In this case, because a part of the ability of the microprocessor is used for the encrypting and decrypting process of the packet, the overall processing efficiency of the packet switching
25 apparatus is decreased and there is the limit in high processing speed. More specifically, when the IPsec processing is newly added to the above

conventional packet switching apparatus, the data throughput of the packet sometimes fell to about 1/10.

In conjunction with the above description,
5 an encryption communication processing apparatus is disclosed in Japanese Laid Open Patent Application (JP-A-Heisei 1-152831). In this reference, an encrypted sentence is communicated between terminals connected to a branch type (bus
10 type) network. In this case, an access control circuit carries out the identification and management of an address of the terminal and an encryption token. A mode control circuit sets an encrypt mode when an encrypted sentence is
15 identified by the access control circuit. Thus, the reference solves the problem that a common address is received by a terminal other than target terminals because of an error when an encrypted sentence is broadcast using the common
20 address.

Also, an information communication processing apparatus is in Japanese Laid Open Patent Application (JP-A-Heisei 9-149023). In this reference, a plurality of encrypting
25 /decrypting methods are stored in each of tables (11 and 21). A selecting section (13) in a unit (1) selects one of the plurality of encrypting

/decrypting methods stored in the table (11). A control section (14) notifies an offset value of the selected encrypting /decrypting method in the table to a control section (24) in a unit (2).

5 Thus, the information communication processing apparatus is provided in which there is less possibility of leakage of secret.

Summary of the Invention

10 Therefore, an object of the present invention is to provide a packet switching apparatus which the load of a microprocessor can be reduced.

15 Another object of the present invention is to provide a packet switching apparatus in which a high speed packet switching process can be attained.

20 Still another object of the present invention is to provide a packet switching apparatus which the loads of a routing process and security process on a microprocessor can be reduced.

25 In order to achieve an aspect of the present invention, a packet switching apparatus includes a plurality of lower layer processing units, a table, and a processing unit. The plurality of lower layer processing units are

connected to physical output ports, and each of the lower layer processing units carries out a process for a data link layer and a physical layer to a packet. The table stores flow data including a routing data and a search key. The processing unit searches the flow data from the table based on a search key of a routing packet received via one of the plurality of lower layer processing units, when the flow data for the search key of the routing packet is registered on the table, and selectively transfers the routing packet to one of the plurality of lower layer processing units based on the routing data of the searched flow data.

The packet switching apparatus may further include a packet memory. Also, the processing unit stores the received packet in the packet memory, and extracts the search key from the stored packet.

Also, the packet switching apparatus may further include a processor carrying out a routing process of the routing packet in response to a routing process request to output the routing data. In this case, the processing unit generates the routing process request to the processor, when the flow data for the search key of the routing packet is not registered on the

table, and registers the routing data as a part of the flow data for the search key on the table such that the flow data is fully registered, when the routing data is outputted from the processor.

5 Here, the processing unit may store the search key of the routing packet in the table, when the flow data for the search key of the routing packet is not registered on the table.

Also, when the routing data includes a port
10 number specifying a physical output port, the processing unit may select one of the plurality of lower layer processing units based on the port number of the routing data of the flow data for the search key of the routing packet, and may
15 transfer the routing packet to the selected lower layer processing section.

Also, when the routing data includes a port number specifying a physical output port, the packet switching apparatus further includes a
20 switch fabric connecting between the processing unit and the plurality of lower layer processing units, having an arbitration function and addressing the routing packet to the lower layer processing unit based on the port number.

25 In order to achieve another object of the present invention, a packet switching apparatus includes a plurality of lower layer processing

units, a security unit, a table and a processing unit. The plurality of lower layer processing units are connected to physical output ports, and each of the lower layer processing units carries
5 out a process for a data link layer and a physical layer to a packet. The security unit carries out encrypting and decrypting processes to a first packet based on a specific security data in response to encrypt and decrypt
10 instructions to produce a second packet, respectively. The table stores flow data including a search key, routing data and security data. The processing unit searches a flow data from the table based on a search key of a routing
15 packet received via one of the plurality of lower layer processing units in the packet memory, when the flow data for the search key of the routing packet is registered on the table and the flow data includes the security data, the search key
20 including a destination address. Also, the processing unit transfers the security data of the searched flow data as the specific security data, the routing packet as the first packet, and one of the encrypt and decrypt instructions to
25 the security unit, searches another flow data from the table based on a search key of the second packet from the security unit as a routing

packet, when the another flow data is registered
on the table, and selectively transfers the
second packet to one of the plurality of lower
layer processing units based on the routing data
5 of the searched another flow data.

Here, the processing unit may generate one
of the encrypt and decrypt instructions based on
the destination address, when the flow data for
the search key of the routing packet is
10 registered on the table and the flow data
includes the security data.

Also, the when the flow data for the search
key of the routing packet received via the lower
layer processing unit is registered on the table
15 and the flow data does not includes the security
data, the processing unit handles the received
routing packet as the second packet to search
another flow data from the table based on a
search key of the second packet.

Also, the packet switching apparatus may
further includes a processor carrying out a
security process for the routing packet in
response to a security process request to output
the security data for the routing packet. At this
25 time, the processing unit selectively generates
the security process request to the processor
based on the destination address, when the flow

00522505 032200

data for the search key of the routing packet is not registered on the table, and registers the security data as a part of the flow data for the search key of the routing packet on the table

5 such that the flow data is fully registered, when the security data is outputted from the processor. In this case, the processing unit may store the search key of the routing packet in the table, when the flow data for the search key of

10 the routing packet is not registered on the table.

Also, the packet switching apparatus may further include a processor carrying out a routing process of the routing packet in response

15 to a routing process request to output the routing data. At this time, the processing unit generates the routing process request to the processor, when the flow data for the search key of the routing packet is not registered on the

20 table, and registers the routing data as a part of the flow data for the search key on the table such that the flow data is fully registered, when the routing data is outputted from the processor. In this case, the processing unit may store the

25 search key of the routing packet in the table, when the flow data for the search key of the routing packet is not registered on the table.

00220-032200

When the routing data includes a port number specifying a physical output port, the processing unit may select one of the plurality of lower layer processing units based on the port number of the routing data of the flow data for the search key of the routing packet, and transfers the second packet the selected lower layer processing section.

Also, when the routing data includes a port number specifying a physical output port, the packet switching apparatus may further include a switch fabric connecting between the processing unit, the security unit and the plurality of lower layer processing units, having an arbitration function and addressing the second packet to the lower layer processing unit based on the port number.

In order to achieve still another aspect of the present invention, a packet switching apparatus includes a plurality of lower layer processing units, a security unit, a table and a processing unit. The plurality of lower layer processing units are connected to physical output ports, and each of the lower layer processing units carries out a process for a data link layer and a physical layer to a packet. The security unit carries out encrypting and decrypting

processes to a first packet based on a specific security data in response to encrypt and decrypt instructions to produce a second packet, respectively, and selectively transfers the

5 second packet to one of the plurality of lower layer processing units based on the routing data. The table stores flow data including a search key, routing data and security data. The

10 processing unit searches a flow data from the table based on a search key of a routing packet received via one of the plurality of lower layer processing units in the packet memory, when the flow data for the search key of the routing packet is registered on the table and the flow

15 data includes the security data, the search key including a destination address, transfers the security data of the searched flow data as the specific security data, the routing packet as the first packet, and one of the encrypt and decrypt

20 instructions to the security unit together with the routing data.

Here, the processing unit may generate one of the encrypt and decrypt instructions based on the destination address, when the flow data for

25 the search key of the routing packet is registered on the table and the flow data includes the security data.

Also, when the flow data for the search key of the routing packet received via the lower layer processing unit is registered on the table and the flow data does not includes the security data, the processing unit may selectively transfer the second packet to one of the plurality of lower layer processing units based on the routing data of the searched flow data.

Also, the packet switching apparatus may further include a processor carrying out a routing process of the routing packet in response to a process request to output the routing data, and selectively carrying out a security process for the routing packet based on the destination address of the routing packet in response to the process request to output the security data for the routing packet. At this time, the processing unit may generate the process request to the processor, when the flow data for the search key of the routing packet is not registered on the table, and register the routing data and the security data from the processor as a part of the flow data for the search key of the routing packet on the table such that the flow data is fully registered. In this case, the processing unit may store the search key of the routing packet in the table, when the flow data for the

Also, it is an object of the present invention to provide a method of switching a routing packet. The method is attained by searching a table for a flow data based on a search key of a routing packet, the flow data

including the search key, routing data and security data, and the search key including a destination address, by selectively generating one of the encrypt and decrypt instructions based on the destination address, by carrying out one of an encrypting process or a decrypting processes to the routing packet based on the security data in response to the generated instruction, when the flow data for the search key of the routing packet is registered on the table and the flow data includes the security data, to produce another routing packet, and by outputting the another routing packet as a transmission packet to a physical output port.

Here, the method may further include: outputting the transmission packet to a physical output port based on the searched routing data.

Also, the method may further include: searching the table for a flow data based on a search key of the transmission packet; and transferring the transmission packet to a physical output port determined based on a destination address of the transmission packet when the flow data for the search key of the routing packet is registered on the table.

Also, the method may further include:

5

generating a process request, when the flow

10

```
to output the routing data;
```

15

20

25

Brief Description of the Drawings

Fig. 1 is a block diagram showing the structure of a conventional packet switching apparatus;

5 Fig. 2 is a block diagram showing the structure of a packet switching apparatus according to a first embodiment of the present invention;

10 Fig. 3 is a diagram showing an example of an IP flow table in the packet switching apparatus of the first embodiment;

 Fig. 4 is a flow chart showing a main flow of a packet process in the packet switching apparatus of the first embodiment;

15 Fig. 5 is a flow chart showing a flow of a routing process in the packet switching apparatus of the first embodiment;

 Figs. 6A to 6C are flow charts showing a flow of a packet process containing a security process in the packet switching apparatus of the second embodiment; and

 Fig. 7 is a diagram showing the structure of an IP packet processed in an IPsec tunnel mode.

Hereinafter, a packet communication system using a packet switching apparatus of the present invention will be described below in detail with reference to the attached drawings.

20 In the above structure part, the
microprocessor 11 executes a software program
stored in the main memory 12 to control the whole
packet switching apparatus. The microprocessor 11
carries out a routing process to determine the
25 destination of a received packet. Also, the
microprocessor 11 determines the necessity of the
encrypting or decrypting process of the received

packet and generates an encrypt instruction or a decrypt instruction. The main memory 12 stores the software program for controlling the microprocessor 11 and various kinds of data
5 related to predetermined processes.

The packet processing section 14 carries out processes such as an IP header process and a transfer process to the packet received via a network interface to the output network
10 interface. In this case, the IP header process contains various processes. In the IP header process, for example, an IP destination address and an IP source address are extracted from the header added to the received packet. Also, a new
15 MAC header is generated in accordance with a MAC address which is determined through the routing process by the microprocessor 11. The packet processing section 14 also generates a search instruction based on a search key which is
20 extracted from the packet header, to control the search processing section 16. The search key is composed of the IP destination address and/or an IP source address. The packet processing section 14 also carries out the IP header process based
25 on a physical output port and MAC address which are acquired from the IP flow table 17 by the search processing section 16 in response to the

00000-000000

search instruction.

The packet memory 15 temporarily stores the received packet for the processing by the microprocessor 11 and the packet processing section 14. Also, the packet memory 15 functions as a processor processing queue in which the received packets are registered for the routing process by the microprocessor 11.

The search processing section 16 searches the IP flow table 17 in response to the search instruction from the packet processing section 14 and replies the registered result of a routing process of the packet to the packet processing section 14. Also, when the IP flow corresponding to the search instruction from the packet processing section 14 does not exist in the IP flow table 17, the search processing section 16 carries out the temporary registration of the IP flow to the IP flow table, that is, registers the IP source address and the IP destination address as an entry of the IP flow. Moreover, the search processing section 16 receives the result of the routing process by the microprocessor 11, and stores the received routing process result in the temporarily registered IP flow of the IP flow table 17 to fully register the IP flow.

The IP flow table 17 is a table for storing

00000:5852560

Fig. 3 shows an example of IP flow table 17.

The switch fabric 18 mutually connects between the plurality of lower layer processing sections 20 which are respectively connected with a plurality of network interfaces, the packet processing section 14 and the security processing section 19. The switch fabric 18 may be any kind of circuit if the circuit have an arbitration function and an addressing function in the data transfer between the connected sections. The switch fabric 18 may be a simple tri-state bus, a ring bus, or a crossbar switch. Also, the switch fabric 18 may be formed to have a token ring bus

structure.

The security processing section 19 carries out an encrypting process and a decrypting process for every packet in response to an
5 encrypt instruction and an decrypt instruction, respectively.

Each of the lower layer processing sections 20 is connected with a physical network interface, to carry out the processing for a data
10 link layer (the second layer of the OSI7 layer model) and a physical layer as a lower layer. Also, the lower layer processing section 20 carries out the transmission and reception of the packet between the packet processing sections 14
15 and it through the switch fabric 18.

The packet switching apparatus in the first embodiment may be attained by various circuits which realize the functions of the above components, e.g., may be attained as a
20 semiconductor integrated circuit which includes the above components.

Next, the operation of the packet switching apparatus in the first embodiment will be described below in detail.

25 Fig. 4 is a flow chart showing a main flow of a packet process in the first embodiment. Fig. 5 is a flow chart showing a flow of the routing

002220-5352560

process by the microprocessor 11.

The packet switching apparatus of the first embodiment carries out the process of a network layer of the packet communication which is
5 represented by the Internet. Therefore, the header of a packet received from a network interface is analyzed and the routing process is carried out based on an IP destination address. The packet subjected to the routing process is
10 transferred to a network interface on the output side in accordance with the analyzing result.

Referring to Fig. 4, first, an IP packet arrives at one of the lower layer processing sections 20 which is connected with an external
15 network via a network interface (Step 301). The lower layer processing section 20 carries out the packet process for the data link layer as layer 2 and the physical layer as layer 1. The packet process includes a synchronous establishing
20 process, a verifying process of a lower layer header such as a MAC header, and a calculating process of CRC (Step 302). When the process for the lower layers is completed, the lower layer processing section 20 transfers the received
25 packet to the packet processing section 14 via the switch fabric 18.

The packet processing section 14 receives

the transferred reception packet, and stores in
the packet memory 15. After that, the packet
processing section 14 extracts an IP destination
address and an IP source address from the packet
5 header of the stored packet. Then, the packet
processing section 14 generates a search
instruction in response to the extraction of the
extracted IP destination address and IP source
address as a search key. The search key is used
10 for a searching operation to the IP flow table 17
(Step 303). Next, the packet processing section
14 sends out the search key and the search
instruction to the search processing section 16.

The search processing section 16 carries
15 out the searching operation of the IP flow table
17 using the search key received from the packet
processing section 14. The search processing
section 16 notifies the search result to the
packet processing section 14 (Step 304). As the
20 result of the searching operation by the search
processing section 16, it is supposed that the IP
flow corresponding to the search key is
registered on the IP flow table 17. That is, it
is supposed that the microprocessor 11 has
25 already carried out the routing process to a
packet having the same type, source address and
destination address as the received packet. In

002220-5852560

5

20

25

packet. Then, the lower layer processing section 20 sends out the packet to the connected network interface (Step 309).

On the other hand, there is a case that the
5 IP flow corresponding to the search key is not
registered on the IP flow table 17 as a result of
the searching operation by the search processing
section 16. In this case, the packet processing
section 14 issues a register instruction to the
10 search processing section 16 such that the search
key is temporarily registered on the IP flow
table 17 to reserve an entry (Steps 305 and 310).
As a result, only the item of the search key
exists in the IP flow table 17 shown in Fig. 3.

15 Next, the packet processing section 14
generates an interrupt to the microprocessor 11
and hands the packet over to the microprocessor
11 for the routing process (Step 311). At this
time, the packet is registered on the processor
20 processing queue of the packet memory 15. After
that, the packet processing section 14 starts the
processing of the following packet (Step 312).

After this, the packet processing section 14 checks the packets of the processor processing queue of the packet memory 15 during the packet process of the next received packet. Then, the packet processing section 14 extracts the search

key of the packet which is located at the head of the queue. Also, the packet processing section 14 controls the search processing section 16 to carry out the searching operation of the IP flow table 17 (Step 313). As described later, if the routing process to the packet corresponding to the interrupt by the microprocessor 11 has completed, the IP flow for the packet is fully registered based on the routing process result.

10 That is, a MAC source address, a MAC destination address and a port number of a physical output port are obtained as the routing process result the routing process result is sent to the searching section together with the search key.

15 The searching section 16 searches the IP flow table 17 based on the search key and registers the routing process result on the entry of the IP flow table 17.

After that, the searching section 16

20 searches the IP flow table 17 based on the search key in response to a search instruction from the packet processing section 14. As a result, the IP flow containing the MAC source address, MAC destination address and the port number of a

25 physical output port are obtained as the searching result (Step 314). The packet processing section 14 carries out the packet

00220 5852560

header process based on the obtained MAC addresses and the port number of the physical output port (Step 315). Hereinafter, the packet is transferred to the lower layer processing section 20 based on the port number and is sent out to the network interface after process peculiar to the lower layers is carried out (Steps 307, 308, 309).

After this, when a new packet having the same IP source address and IP destination address as those of the above-mentioned packet is received, the packet processing section 14 can carry out the transfer of the new packet through the process of the steps 305, 306 and 307. This is because the IP flow corresponding to the new packet is already registered on the IP flow table 17. Therefore, the packet is not subjected to the routing process by the microprocessor 11 under the software control.

Next, an operation of the microprocessor 11 when the packet is handed over to the microprocessor 11 for the routing process at the step 311 will be described below.

Referring to Fig. 5, the microprocessor 11 starts the routing process in response to the interrupt from the packet processing section 14. First, the microprocessor 11 accesses the packet

002220-5852E560

memory 15 through the processor bus 13 and the packet processing section 14 (Step 401). The microprocessor 11 copies only the header section of the packet registered on the processor

5 processing queue of the packet memory 15 into the main memory 12 (Step 402).

Next, the microprocessor 11 carries out an searching operation of an IP routing table (not shown) and an ARP cash table (not shown) which
10 are previously stored in the main memory 12, using an IP destination address of the copied packet header section as a key (Step 403). Also, the microprocessor 11 determines the physical output port as the destination of the packet and
15 the MAC address of the next hop (Step 404). Also, the microprocessor 11 sends out the routing process result to the IP flow table 17 through the processor bus 13 and the search processing section 16 such that the IP flow which has been
20 temporarily registered can be fully registered (Step 405). This operation is equivalent to addition of the routing result to the IP flow table 17 shown in Fig. 4.

Next, the operation of the packet switching
25 apparatus according to the second embodiment of the present invention will be described. In the second embodiment, when the received packet is

00220-5822560

subject to the routing process, the security process such as the encrypting process and the decrypting process is carried out for each of the packets based on the IP destination address and the IP source address. Figs. 6A to 6C are flow charts showing a flow of the packet process in the second embodiment when the security process is added. The process for IPsec which is defined in IETF (Internet Engineering Task Force) will be described as an example of the security process.

When IPsec is loaded into the packet switching apparatus such as a router, an encrypting algorithm of a packet and an encryption key are previously shared between the packet switching apparatus and a packet switching apparatus for a destination of the packet. A method of encapsulating the packet as a communication packet between the packet switching apparatuses, i.e., a tunnel mode encapsulation is used. The encrypting algorithm of the packet and the encryption key are unique between communicating terminal. Therefore, the packet switching apparatus can determine the encrypting algorithm and the encryption key to be applied to the packet from the IP destination address and the IP source address. It is necessary that these sharing data are established between the packet

005535:03200

5 data under the software control.

15 an encapsulated IP packet header is added to the
IPsec packet as an encapsulated IP packet
payload. Further, a MAC address is added before
the encapsulated IP packet header.

25 same as the usual processes shown in Fig. 4 (see
the steps 301 to 305, 310 and 311).

Referring to Fig. 6A, the microprocessor 11

starts the routing process in response to an interrupt from the packet processing section 14. First, the microprocessor accesses the packet memory 15 through the processor bus 13 and the packet processing section 14 (Step 501). The microprocessor 11 copies only the header section of the packet stored in the processor processing queue of the packet memory 15 into the main memory 12 (Step 502).

10 Next, the microprocessor 11 identifies an IP destination address of the copied packet header section (Step 503). The microprocessor 11 recognizes the packet as an IPsec decryption object packet when the packet has the IPsec header shown in Fig. 7 and the IP address is destined to the packet switching apparatus itself. At this time, the microprocessor 11 generates a decrypt instruction (Step 504). Also, if the IP address is not destined to the packet switching apparatus, the microprocessor 11 recognizes the packet as an IPsec encryption object packet. At this time, the microprocessor 11 generates an encrypt instruction (Step 505).

Next, referring to Fig. 6B, the process of IPsec encrypting object packet will be described.

In this case, the microprocessor 11 searches tables for the security process, i.e., a

00522560

security policy database and a security association database which are previously stored in the main memory 12, using the IP destination address of the packet header section as a key. At 5 this time, the microprocessor 11 determines whether the packet should be encrypted (Step 601). When it is determined to be not necessary to encrypt the IP packet, the following processes are the same as those shown in Fig. 5. That is, 10 the processes such as the process of searching the routing table and the ARP cash table and the process of registering the search result on the IP flow table 17 are carried out (see the steps 403 to 405).

15 When it is determined to be necessary to encrypt the IP packet, the microprocessor 11 sends out security data to the IP flow table 17 through the search processing section 16. The security data contains the encrypting algorithm 20 and the encryption key obtained through the table searching operation in case of the security process. At the same time, an index (SPI) for identifying the security data, a new IP source address and a new IP destination address of an 25 encapsulated IP packet are sent to the IP flow table 17 through the search processing section 16. In addition, a physical port number

specifying the security processing section 19 is sent to the IP flow table 17 through the search processing section 16.

In this way, an IP flow is fully registered
5 in place of the temporarily registered IP flow
entry (Step 602). This is because the IP flow is
temporarily registered when the packet is
received. The above operation is equivalent to
the registering operation of the physical output
10 port and the security data on the temporarily
registered IP flow of the IP flow table 17 shown
in Fig. 3.

When the searching operation of the IP flow table 17 with respect to the packet is carried out by the search processing section 16 based on the search key from the packet processing section 14, the IP flow is already registered on the IP flow table 17. Therefore, the packet processing section 14 determines that the packet is an IPsec encrypting object packet, because the encrypting algorithm is specified. The packet processing section 14 receives the searching operation result, and encapsulates the new IP packet with the new IP destination address and the IP source address specified in the IP flow table 17. After that, the packet processing section 14 transfers the encapsulated packet to the security

processing section 19, after adding the security data such as the encrypting algorithm to the encapsulated packet (Step 603).

5 The security processing section 19 separates the security data from the received packet. Then, the security processing section 19 transfers the packet to the packet processing section 14 again, after the packet is subjected to the IPsec encrypting process in accordance
10 with the obtained security data (Step 604).

The packet processing section 14 does not distinguishes the packet sent out from the security processing section 19 from other packets received from the network interface, and carries
15 out the searching operation of the IP flow table 17, as in the usual packet (Step 605).

Now, the packet is already encapsulated to have the new IP destination address and the IP source address. Therefore, the packet processing
20 section 14 temporarily registers the new IP destination address and the new IP source address of the new IP packet on the IP flow table 17.

After this, the microprocessor 11 carries out the routing process, and the microprocessor
25 11 sends a searching result to the IP flow table 17 such that the IP flow is fully registered (Step 606). As for the packet, because it is

002220:032200

possible to determine that the security process is already carried out, the security process is never carried out again.

The encrypted packet through the above
5 processes is processed in the same manner as the usual packet (see the steps 313 to 315 and the steps 307 to 309 of Fig. 4).

Also, when the packet which has the same search key (the IP source address and the IP
10 destination address) as the encrypted packet is received, the received packet can be subjected to the encrypting process using the security data registered in the IP flow table 17. This is because the IP flow corresponding to the received
15 packet has been already registered on the IP flow table 17. Therefore, the packet processing section 14 generates an encrypt instruction. Also, the packet is sent from the packet processing section 14 to the security processing
20 section 19 such that the encrypting process can be autonomously carried out without acquiring process of the security data by the microprocessor 11. This is similar to the omission of the routing process to the usual
25 packet.

Next, the decrypting process of an IPsec decrypt object packet will be described with

reference to Fig. 6C. In this case, the microprocessor 11 extracts an SPI from the IPsec header of the packet, and searches the security association database of the main memory 12 for the security process, using the extracted SPI as a key. Thus, the microprocessor 11 obtains an encrypting system and an encryption key (Step 701).

Next, the microprocessor 11 sends out the searched encrypting algorithm, encryption key and a port number of a physical port for the packet to be outputted, to the IP flow table 17 through the search processing section 16. Thus, the full registration of the IP flow which has been temporarily registered is carried out (Step 702).

When the IP flow table 17 is searched by the search processing section 16 for the IP flow associated with the packet, it is determined that the received packet is an IPsec decrypt object packet. This is because the encrypting algorithm is specified and the IP destination address is destined to the packet switching apparatus. The packet processing section 14 receives the searching result from the searching section 16 and adds the security data such as the encrypting algorithm specified in the IP flow table 17 to the packet. Then, the packet processing section

002220:5B52E560

14 transfers the packet with the security data to the security processing section 19. Also, the packet processing section 14 generates a decrypt instruction (Step 703).

5 The security processing section 19
separates the security data from the received
packet. Then, the security processing section 19
carries out the IPsec decrypting process of the
transferred packet in accordance with the
10 separated security data. Also, the security
processing section 19 separates the IP packet
from the encapsulated packet and transfers the IP
packet, i.e., a decapsulated packet to the packet
processing section 14 again (Step 704).

15 The packet processing section 14 does not
distinguish the decapsulated packet received from
the security processing section 19 from the usual
packets received from the external network. Thus,
the searching operation of the IP flow table 17
20 is carried out like the usual packet (Step 705).
At this time, the packet is decrypted to have an
original IP destination address and an IP source
address. Therefore, the packet processing section
14 temporarily registers the new IP flow of the
25 packet on the IP flow table 17.

After this, the microprocessor 11 carries out the routing process to send the processing

result to the IP flow table 17 such that the IP flow can be fully registered on the IP flow table 17 (Step 706). In this case, since it is determined that the packet is destined to a host
5 in a subnet connected to the packet switching apparatus itself, the security process is not carried out.

The decrypted packet passed through the above processing is handled in the same manner as
10 the usual packet (see the steps 313 to 315 and steps 307 to 309 of Fig. 4). Also, when a packet having the same search key (the IP source address and the IP destination address) as the decrypt object packet is received hereinafter, the
15 decrypting process of the received packet can be carried out using the registered security data. This is because the corresponding IP flow is fully registered on the IP flow table 17. Therefore, the packet is sent from the packet
20 processing section 14 to the security processing section 19 without the acquiring process of the security data by the microprocessor 11, such that the decrypt process is autonomously carried out, as the omission of the routing process to the
25 usual packet.

The present invention is described above using the preferred embodiments. However, the

present invention is not limited to the above embodiments.

For example, in the above mentioned embodiments, the security process is carried out to the IPsec encrypting object packet by the security processing section 19, and then the encrypted packet is sent back to the packet processing section 14. At this time, the encrypted packet is handled as the usual packet by the packet processing section 14. Subsequently, the encrypted packet is transferred to the lower layer processing section 20. However, the following processes may be carried out in place of these processes. That is, the packet processing section 14 encapsulates the IP packet and adds a physical output port to the encapsulated packet in addition to a MAC header and the security data. Then, the packet processing section 14 transfers them to the security processing section 19. The security processing section 19 stores the physical output port and the MAC header accompanied by the packet. Then, the security processing section 19 carries out the IPsec packet encrypting process and then transfers the encrypted packet directly to the lower layer processing section 20 connected with the physical output port without

passing through the packet processing section 14.
To carry out the above mentioned processes, the
processes of the present invention should be
modified as follows. That is, in the processing
5 by the microprocessor 11 under the software
control, the routing process is carried out based
on the IP destination address of the encapsulated
IP packet in the usual routing process, and the
result of the routing process is registered on
10 the IP flow table 17. Moreover, the above
processes of the packet processing section 14 and
security processing section 19 are added. By the
above mentioned modification of the processes,
the further improvement of throughput can be
15 attained, compared with the process of Fig. 6B to
the IPsec encrypting object packet.

Also, in the above embodiment, when the
microprocessor 11 carries out the routing process
to the packet associated with the new IP flow,
20 the header section of the packet is copied from
the processor processing queue of the packet
memory 15 to the main memory 12. However, the
microprocessor 11 may receive an address pointer
of the packet memory 15 indicating the header
25 section and carry out the processes. That is, the
packet itself is located in the packet memory 15
and the microprocessor 11 directly reads the

header section of the packet through the processor bus 13 and the packet processing section 14. By the above mentioned modification, the number of times of packet data transfer is suppressed to the minimum so that the processing speed can be increased.

Moreover, a crossbar switch may be adopted as the switch fabric 18. In the packet data transfer of the above embodiment, a data transfer is carried out between the packet processing section 14 and one of the lower layer processing sections 20 or the security processing section 19. However, as described above, when the packet transfer between the security processing section 19 and the lower layer processing section 20 is carried out, the frequency of data conflict is less in the crossbar switch so that the whole throughput can be improved.

As described above, according to the packet switching apparatus of the present invention, the routing process by the microprocessor under the software control is not carried out to the packet having the same IP source address and IP destination address as those of the packet which has been subjected to the routing process by the microprocessor once. Therefore, the packet switching process can be carried out quickly.

Thus, the IP packet can be transferred at high speed.

Also, the encrypting process and the decrypting process of the packet can be carried out in a hardware manner without using any process of the microprocessor. Therefore, the security process can be carried out at high speed.

Also, a packet transfer is realized without the routing process by the microprocessor, by using the IP flow table. By combining with the hardware for carrying out the security process, the packet switching accompanied by the security process in the network layer can be carried out at very high speed, compared with the conventional packet switching apparatus.

Moreover, the hardware for carrying out the security process is formed as one component of the switch fabric. Therefore, the independence of the security process can be improved. Thus, the addition of the security process to the packet switching apparatus and the addition or change of the encrypting system become easy. Therefore, the flexibility and the extendibility of the packet switching apparatus can be improved.